Physically Unclonable Function (PUF) is one of the better known security tool used for safety of electronic devices. Among several PUF designs, Ring Oscillator Physically Unclonable Function (ROPUF) is one of the most favoured PUF design and it can be easily implemented in Field Programmable Gate Array (FPGA). It is evident from the literature that change in the temperature causes more error in the PUF responses. In this work, our aim is to make a ROPUF which can be implemented on FPGA with better temperature performance in output PUF bit generation. Designs are implemented on same FPGA and its reliability is checked at varying room temperatures. In fact, due to temperature variations further uniqueness can be achieved which will help to build stronger ROPUF. Spartan 6 FPGA boards were used to test the proposed PUF architecture and the system outputs were statistically evaluated proving the suitability of the proposed PUF design for device identification in real world.
presented RO based PUF, which uses 16-bit counter values generated by RO pairs by selecting suitable bit positions from these values for PUF. The advantage of this design is that it is easy to implement, since the ROs no longer need to be symmetric, and it produces more output bits from one RO pair. Results show that this ROPUF design is suitable for device identification and can be even used for cryptographic key generation, when it is combined with error correction code. But it was observed due to temperature change i.e. change in room temperature and change in temperature due to measurements, more errors occur in PUF responses. Even though the measurements were performed under fixed environmental conditions (stable temperature), it was observed that the temperature on all FPGAs was increased during the measurements and this temperature variation is caused by the ROs themselves.
Methodology
In this paper ROPUFs are implemented and their output bits are calculated at different room temperature i.e. 16ᵒC, 27ᵒC, 38ᵒC. It is said that the change in temperature also changes output bits. If there is change in room temperature and along with that temperature on FPGA changes whilst measurement then this will definitely change output bits, but we aim to prove that this variation in the output bits is relative as per the temperature. We exploit this fact that the ambient temperature is present as common mode variation to all the ROS in our differential topology. Since there is differential structure in the proposed architecture, common mode disturbances (ex. change in Room Temperature and change in Temperature of FPGA during measurements) in operating conditions are cancelled out. It is also not dependent on placement of RO on FPGA implying that it is easy to implement under any operating conditions. This way output bit patterns which are more immune to environmental variations is obtained. This ROPUF design selects suitable bits for PUF from counter values obtained from the measurements on various RO pairs. Using this technique, bits from each RO pair are obtained which as a result are more stable and unique as proved in analysis. Hence reliable PUF can be realised.
Implemented Ring Oscillator PUF
In this design RO pair is selected and the PUF output will also be obtained based on that pair selection. To construct PUF using Ring Oscillator a five stage RO consisting of one NAND gate and four Inverters is used as basic building element shown in Figure 1 (a). One RO pair is chosen and their oscillations are counted rather than measuring frequency of each RO using reference clock simultaneously using two counters. The measurement is stopped immediately after one of the two selected counters reaches the optimum value of counter and it overflows while at the same time other counter does not overflow. The value in the counter that is yet to reach the optimum value which did not overflow is used as an output of the Ring Oscillator PUF for further processing. This approach is shown in Figure 1(b) . The proposed architecture shown in the Figure 3 is designed using Verilog structural coding with the help of Xilinx ISE. At first a single ring oscillator pair is designed and tested, this design is then instantiated in a top module PUF along with other 15 pairs of ring oscillator to form a complete PUF architecture. The system is then implemented in the DigilentAtlys Spartan 6 kit and the output bits are recorded using chipscope pro. The outputs recorded are then used as an input to the formulae designed in Matlab to calculate Bit stability, Entropy, Bit error rate mentioned in the section given below. The stability of a bit position is based on the probability of occurrence of 1 or 0 at that given position. Stability si(RO) from the value measured of ith bit position from a particular RO pair is determined as follows:
In the above equation the term P(bi = 1) is used to give the probability of occurrence of value 1 at position i .The probability of occurrence of 1 is obtained by calculating the average of the values obtained at the particular position of a particular RO for executed measurements. The formula is given as follows:
) In the above equation the term k is the number of executed measurements and the term bj,i indicates the i-th bit of jth measured value. As the ROs in the design are mutually asymmetric, stability will vary for each RO pair, thus, average stability of a particular position is calculated to determine the best suitable bit positions from all the bits for the PUF output for all RO pairs. Let us assume that if we have RO pairs, then the average stability si of position i is determined as:
) In the above equation the term ROj is j-th pair of ROs. Depending upon the average stability si for every position it is possible to determine which bits can be used for desirable PUF output. Ideally, stability si should be equal to one for the bit position we wish to, but such value of stability may not be achieved, and even if we manage to achieve such stability it can be for bits near to MSB. Hence, it would be feasible to assign a threshold value sth depending on which we can select suitable bit positions. For example, if we consider sth = 0.95, then all the bit position from the MSB to the first position will be selected which are having si < 0.95.
B. Entropy
Bit stability helps in choosing a particular bit position for a PUF but it cannot be the sole selector, as along with stability we have to consider uniqueness in different FPGAs and hence two set of bits can have same value for different FPGAs. Thus, in order to have better precision in selection of bits, entropy of bit position is taken into account. Entropy is the measure of uniqueness of bits among different FPGAs. It may be assumed that the most significant bits (MSBs) will not differ from one other respectively, it is also expected that the least significant bits (LSBs) will fail the stability criteria. The bits close to the middle between the MSB and LSB will be more stable and unique for different FPGAs. It is not wise to consider bits position close to LSB as there will be a lot of variations resulting in unstability. The following formulas define the mean entropy of a bit position in a FPGA: H intra (i) = - pl(k)log 2 (pl(k)) (7) Where "Hinter" is the Inter-chip Hamming Distance and in the above equation pl(k) à probability of the message k of the lth RO pair in FPGAs. The way the probability is calculated is similar to as in the case of Hintra, pl(k) is defined as: pl(1) = ! maj(RO k,l ,,i) , pl(0) = 1 -pl (1) (8) The maximum entropy of 1-bit message i.e 1 is the ideal value for Hintra and Hinter. The ideal value represents zero correlation between bits on the same positions among different FPGAs.
C. Method of selecting suitable bit positions for PUF
Stability and entropy should be necessarily considered whilst selecting suitable bit positions for PUF. The stability is increased and the entropy is decreased towards the most significant bit. As discussed the stability and entropy are both required as high as possible. Thus, a very crucial compromise is to be made between good entropy and high stability, where both the parameters attain high enough value. The selection of appropriate bits may look as follows:
• Stability si will be analysed from MSB to LSB till the point its value is the threshold value sth which is predetermined.
• Then to analyse entropy ,it is checked from LSB to MSB, now entropy Hintra and Hinter threshold value Hth is considered ,bits are chosen when both entropies satisfy the criteria (Hintra(i) > Hth ∧ Hinter(i) >Hth).This whole procedure is shown in Fig. 2 .
D. Proposed ROPUF architecture
The architecture of the proposed design is shown in the figure below. In total, 16 ring oscillators pairs that are described in the Figure 3 are wrapped in a module and a single pair is then selected on the basis of select input. Two sixteen bit counters are used as measurement circuit in our architecture whose value are measured. 
E. Bit Error Rate
The verification of bit stability in this ROPUF design can be done by calculating the bit error rate. Percentage of bits which contains errors with respect to the total number of bits is the bit error rate (BER). For n-bit responses of the ith FPGA we define BER as follows: BER = * ! HD(R pi , R i,j ) (9) In the above equation the term k is the number of responses from the PUF, HD is the Hamming distance between two bit strings, Ri,j is the j-th response from PUF on the i-th FPGA and Rp is the "mean" response made from k responses. We determine Rp from majorities for each position in n-bit responses. The average bit error rate for m FPGAs is calculated as:
Results and Discussion
In this section, the results of evaluated measurements, which were all realized on Spartan 6 FPGA boards, are presented. The experiment is performed in three different room temperature i.e. 16ᵒC, 27ᵒC and 38ᵒC. Under each temperature measurements are taken 10 times for each RO pair. These measurements were used to evaluate parameters using the formulae shown in the section above. Analysis of these evaluated results are used to determine the most stable bit out of total 16 bits on the basis of which uniqueness of the PUF is determined. Evaluation done is displayed in the graphs below for all the 16 bit position of the PUF output. As seen in Figure 4 the stability increases from LSB to MSB and almost reaches the ideal value 1. Whereas Hintra and Hinter are been evaluated which decreases towards MSB, considering these parameters the most stable bits position as discussed in the method of selecting suitable bit position are found to be bit 9,10,11. From Figure 5 it is also evident that Bit Error Rate is very small and it further reduces from LSB to MSB which makes the PUF response to be desirably stable and helps in selecting suitable bit position having as less as possible bit error rate. 
Conclusion
In this paper, RO based PUF with improved temperature performance is proposed, which is providing unique output bits despite change in room temperature or change in temperature due to operation of device. Hence this ROPUF is not strongly dependent on change in temperature. Since there is differential structure in architecture, this cancels out common mode disturbances (ex Temperature) in operating conditions. ROPUF is also not dependent on placement of RO on FPGA implying that it is easy to implement under any operating conditions. This way output bit patterns which are more immune to environmental variations is obtained. This ROPUF design selects suitable bits for PUF from counter values obtained from the measurements on various RO pairs. Using this technique, bits from each RO pair were obtained which as a result are stable and unique bit. Therefore more reliable PUF can be implemented.
